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Abstract
In this work, the fabrication procedure of a lateral polysilicon p-i-n diode based direct x-
ray imaging sensor array is studied. The different components of the test array, i.e. the p-i-n diode
and the storage capacitor, are separately studied and optimized. Simulations were done using a
single and a cascaded diode approach for the pixel. Since the cascaded diode met the required
specifications, a layout of 256x256 test array was done using these devices.
We investigated the influence of source gas used for the deposition of polysilicon, the
doping of the i region and the i region length on the electrical characteristics of the diodes. It was
found that diodes made in polysilicon deposited using disilane source gas performed better than
silane based diodes for the on current due to the large grain size of disilane deposited polysilicon.
The doping of the i region was found to affect the diode on and off characteristics. In the on
region, n type doped disilane diodes performed better than p type doped disilane diodes, while no
significant difference was found between p type doped silane diodes and n type doped silane
diodes. N type diodes were found to turn on faster compared to p type diodes. The on current falls
almost linearly with increase of i region length for n type diodes while for p type diodes the fall is
more superlinear. Increase of doping of the i region was found to improve the on current. For the
off region no significant influence was found for the i region length or the type of source gas
used. P type doped material was found to give consistently lower leakage compared to n type
doped material. Increase of the dopant dose in the i region led to an increase in leakage current.
Cascading the diodes significantly reduced the leakage current. Cascaded three diodes on
most of the wafers were having a leakage current less than 2pA, while maintaining an on current
greater than lilA. Storage capacitor gave a capacitance of 1.45pF and it was found to have a
leakage current less than O.1pA. These components were integrated into a full array.
1
Introduction
The uses of radiation in diagnosis and treatment have multiplied so rapidly in recent years
it is now indispensable in virtually every branch of medicine [1]. The many forms of radiation
that are used include electromagnetic waves of widely differing wavelengths (e.g., radio waves,
visible light, ultraviolet radiation, X rays, and gamma rays), as well as particulate radiations of
various types (e.g., electrons, fast neutrons, protons, alpha particles, and pi-mesons). Of all the
possible forms of radiations, X-rays are the most extensively used one. No diagnosis or treatment
is possible unless the images formed by these radiations are captured in some form or other. .
,
In a conventional X-ray system, a beam of X radiation is shot through the patient's body.
An image is produced by the differential absorption of the X-ray photons by the various
structures of the body. For example, the bones absorb more photons than soft tissues; they thus
cast the sharpest shadows,with the other body components (organs, muscles, etc.) producing
shadows of varying intensity. A detection device records the image thus created.
1.1.Electronic Vs Photo-film X;'ray imaging
The conventional way of capturing the image is to use photo-films, although it has a lot
of problems associated with it. There is always an increased ambiguity in the various parameters
to be chosen for a given exposure. A compact and efficient real time imaging system for photo-
film technology has not yet been developed. Also the storage of photo-films for future records
takes up lot of space. Below each of these problems is discussed briefly.
One drawback of the conventional film approach is that the radiologist needs to guess the
dose and the angletobe·used forthe~xposurebeforehand, since what has been photographed can
be viewed only after the film has been developed. This wastes time and increases ambiguity in
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the pictures. An alternate approach is to electronically collect the image and to display this image
on a computer monitor. Since this can be done in few seconds, the radiographer will be able to
see the image, tilt the angles and adjust the exposure to get a quick, easy and effective digital
image with high precision.
The current use of X-rays for treating tumors depends on accurate positioning of the x-
ray beam with a dose large enough to destroy the tumor, but not to damage the healthy tissues. An
accurate real time image of the X-ray exposure will help in this kind of situation to decide on the
optimum dose. Also the electronic image can be incorporated in a feedback system to prevent
accidental overexposure of the healthy tissues. Visualization of non-invasive heart surgery would
not be possible unless a real-time imager for X-rays is developed. The way the real-time imaging
is done at present includes a phosphor to covert x-rays to a visible image, an image intensifier
tube to enhance the signal and a video camera to capture the image and display it [2]. This leads
to bulky, inefficient and expensive systems.
Storage of photo-film takes up lot of space. An alternate way is to scan in the image and
store it in a floppy disk or any other digital storage media. The added step of scanning can lead to
loss of vital information'and also adds to an extra step. The advantage of the electronic image is
that it can be stored into a digital storage media directly (no scanning involved) for later retrieval.
The image can be placed in a nation wide database and can be retrieved by any doctor at any
place as needed.
Thus the three main components for the X-ray imaging, the capture, the display and the
storage can be separated out and optimized separately unlike the conventional film imaging
method where everything is integrated to a single photo-film.
The rapid development of large area thin film electronics over the last decade contributed
llmcninto the electronic form of X-ray imagers also referred to as flat-panel imagers. Flat panel
3
imagers consist of a two-dimensional array of imaging pixels along with suitable external
acquisition electronics. Each pixel involves a switching device and the sensor. The switching
devices commonly used include thin film transistors (TFT) or thin film diodes. Since the final aim
of any imaging technology is to make it on a large area at a very cheap cost, thought should be
given on what substrates are to be used for the fabrication ofthese arrays. Glass is a good solution
due to its low cost. This limits the material choice for the switching device. The most commonly
used material is amorphous silicon (a-Si:H), which has an added property of being a visible light
detector. But the option of integrating acquisition electronics along with the array is ruled out for
amorphous silicon since the mobility of the carriers is too low (1 cm2Ns). An alternate choice of
material is polycrystalline silicon, which has the advantage of high mobility (l0-100 cm2Ns).
This helps in integrating the acquisition electronics to the whole array on a single wafer. The
sensors can be of different types as will be discussed below. In any case the aim of the sensor is
to convert X-rays into some form of charges, collect them on a capacitor and then read the
charges out when needed.
1.2.Direct Imaging Vs Indirect Imaging
The flat panel imagers are generally divided into two categories, indirect detectors and
direct detectors. Arrays employing indirect detection use an optically sensitive element to detect
light photons emitted by an overlaying x-ray converter. The converter can be a phosphor or a
channeled light scintillator [3,4,5] (e.g. CsI or fiber-optic scintillator). The converter may take the
form of a material deposited on a thin base then placed on the array. Alternately the material may
be directly deposited on the array surface. The optically sensitive element can take the form of a
Schottky barrier diode, a photo transistor or an n-i-p or p-i-n photodiode. Arrays employing direct
detection [6,7,8] use a material (amorphous selenium being the most commonly used one) which
can convert X-rays directly to electron-hole pairs, which can be collected on a storage capacitor
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for subsequent readout. The schematic of the indirect and direct detection imagers is shown in
Figure 1.1.
Being a two step process, indirect detection has a lower efficiency compared to direct
detection. The x-ray to light conversion efficiency is around 20%. Since the emission of the light
from phosphor is isotropic, only a fraction of the total light emitted reaches the sensor element.
This efficiency turns out to be in best cases around 16%. With an effective sensor fill factor of
50% and full. light absorption, it turns out that around 150-200eV of energy is needed per
electron-hole pair generation in the light detector. As will be explained later, material like
amorphous selenium can create e-h pairs using 50eV per e-h pair. From Ref 6 and 9, it can be
concluded that for the creation of one e-h pair, indirect imaging technique needs around four
times the number of photons compared to the direct technique, thus leading to an efficiency
improvement by a factor offour [9,6].
It is well known that the x-ray conversion material plays an important role in deciding the
spatial resolution capability of any given x-ray detector. In direct detection way of imaging the
electron-hole pairs are separated out by an external electric field. The resultant charge carriers
move mostly along the electric field lines with little perpendicular diffusion of the carriers. But in
case of indirect detection the light emitted by the phosphor screen is isotropic. Also a diffused
sign,al is created due to internal light scattering. Figure 1.2 shows the footprint of a highly
collimated x-ray beam exposed on a typical photoconductor (e.g. selenium) and film screen
conversion materials (e.g. phosphor). As seen clearly from the figure, a sharper image is obtained
in the case of selenium compared to that of phosphor. Hence the pixel pitch decides for the most
part, the spatial resolution of a direct imaging technique. All these reasons make a direct detection
technique much preferred over the indirect detection one [6].
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1.3.Direct Imaging Sensor Structures
As discussed above, the essential parts of the pixel design for a direct imaging technique
are, the x-ray to e-h pair conversion material (amorphous selenium in most cases), a storage
capacitor (to store the charges thus formed) and a switching e-n?ment (thin film transistors or
diodes) to choose which pixel to read from at any instant of time. Below, these different parts will
be individually discussed.
1.3.1. Amorphous Selenium
The ability of the selenium x-ray photoconductor to convert incident x-rays to useful
information depends on at least three factors. They are the ability of selenium to absorb the x-
rays, the amount of energy required to create an e-h pair in selenium and finally the transport
properties of the carriers across the selenium.
For a selected selenium thickness of 500 Ilm, the absorption efficiency is close to 40%
for 60 keY X-rays (mostly used one for x-ray examinations). The energy required to create an e-h
pair is dependent on the electric field applied across the material. It is seen that the energy
required to create an e-h pair at a 10 V/micron electric field is around 50 eV [6,9]. The transport
properties can be improved by increasing the mobility and lifetime of carriers in selenium. The
deposition and processing of selenium plays a very important role in the operation of the detector.
The .situation is more complex because other detector related properties like dark current,
tendency to form crystallization, tendency to form defects, interface characteristics and adhesion
have to be considered when one develops a suitable selenium layer. Figure 1.3 shows a plot
between the signal charge created and the exposure done in milliroentgen. It is desired that the
signal is linear with the x-ray exposure for most part. At very high exposures the charge tends to
saturate.
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1.3.2. TFT panels for direct radiography imaging
The circuit schematic for a single pixel for a design using TFTs is shown in Figure 1.4.
The selenium can be treated as a capacitor and the following equivalent circuit diagram is given
side by side in Figure 1.4. The physical structure of the pixel is shown in Figure 1.5. The pixels
are arranged in rows and columns ~o form the whole panel (Figure 1.6).
The top electrode over selenium is held at a voltage ofaround 5000V so as to provide a
field of around lOV/cm in the selenium layer. The bottom electrode of the storage capacitor is
held at ground potential. Without any exposure this leads to a voltage division across the
capacitors in a ratio which is inversely proportional to the value of the individual capacitances.
The TFT acts as a pass transistor switch. The gate of the TFT is connected to the address
line. The address line is by default at a low voltage so that the transistor is normally off. On
exposure to radiation e-h pairs are created in selenium and the positive charges travel under the
influence of the electric field ~iddle electrode and start getting collected there. As long as
the transistor is off and there are no other leakage paths the charge stays on the storage capacitor.
This charge can then be read out using the TFT. The address line is pulled up when needed,
which then turns on the TFT and closes the pass transistor switch. The charge flows into a charge
integrator, which calculates how much charge was collected on the middle electrode. Charge
readout technique is used instead of voltage readout at this stage so as to eliminate the effect of
variations of storage capacitance across the panel.
A plurality of such sensors may be assembled in an array of rows and columns to form a
radiation detection panel. By sequentially reading out the charges accumulated in the individual
sensors an image ofrelative exposure of different areas of the panel is obtained.
This type of design has a disadvantage at high exposures. If the pixel is exposed to a very
high exposure dose, charge keeps on collecting on the middle electrode and the voltage at that
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node keeps on increasing. This can increase beyond the operating limits of the pixel transistor
leading to its permanent destruction. This problem sets an upper limit of how much exposure the
panel should be subjected to. Very high exposures are unavoidable at the edges of the panel
where there is no tissue to block the incident x-ray radiations.
One solution for this problem is to add an additional capacitance between the selenium
layer and top electrode (Figure 1.7). As charge starts building up on the middle electrode charge
also starts getting collected on the top capacitor. This in tum diminishes the electric field seen
across the selenium, which in turn decreases the charge generation in selenium. This phenomenon
thus provides an automatic safeguard against the overcharging of the storage capacitor. While this
is an acceptable solution to the charge buildup problem, the presence of thick blocking layers
requires that the sensor, following exposure and readout, should be discharged completely before
the next exposure. This extra step is not only time consuming, but inhibits the use of such type of
sensor for continuous, real time imaging as in fluoroscopy applications. It is shown that using a
diode instead of a TFT as a switching element can be a solution of this problem.
1.3.3. Diode panels for radiography imaging
The circuit schematic of a pixel for a diode based design [10] is shown in Figure 1.8. The
address line is connected to the lower electrode for the storage capacitor. Everything else remains
the same as that of the TFT based pixel.
The exposure readout is done in the following way. The address line is kept at a low
voltage. The top electrode is held at 5000V. The voltages get split according to the inverse ofthe
capacitances. As the pixel is exposed to radiation charges start to collect on the storage capacitor.
When it is time to read out the charges, the address line is pulled up and the voltage at the middle
electrode goes up. Diode starts conducting and the charge starts flowing to the charge integrator.
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After the readout time the address line is pulled down and the storage capacitor restores to its
normal state.
It can be seen that if the charge starts accumulating on the middle electrode then diode
starts conducting and this leads to a limit on the charge buildup on the middle electrode. Since
there is no need of an additional capacitor to protect the switching element, there is no need for a
discharge cycle, which in turn allows the application of the diode concept to fluoroscopy
applications. The details of how the pixel works will be discussed in more detail in the next
chapter.
1.4.0utline for the Thesis
Chapter 2 discusses the design of the pixel and the test array used for this work. Chapter
3 discusses the various experimental issues involved in the fabrication of the diodes and the
arrays. Chapter 4 discusses the characteristics of the diodes and the arrays. Chapter 5 summarizes
the work done.
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2. Design of the pixel and the array
2.1.Introduction
In this chapter the design of the pixel and a test array for the diode-based design is
discussed. This chapter explains the functionality of the design and discusses some of the detailed
aspects of it. Simulation results are presented along with a cascaded diode design approach that is
more tolerant to the leakage current of the diode.
2.2.Design of the pixel
2.2.1. Design using a single ideal diode
Figure 2.1a shows the circuit schematic of a pixel. Figure 2.1b shows the simulated
results using an ideal diode. The address line (Vbolt ) is connected to the lower electrode of the
storage capacitor. The n side of the diode is held at a reference voltage Vref• The exposure readout
is done in the following manner. The address line is kept at a voltage Vbott (-SV in our
simulations). The top electrode is held at SOOOV. The voltages get split according to the inverse of
the capacitances. As the pixel is exposed to constant radiation, charges start to collect linearly on
the storage capacitor. Voltage on the middle electrode also increases linearly if we assume
selenium to be a constant current source (10pA) under constant radiation. This linear increase of
the voltage is seen in the circled area in the bottom most curve in Figure 2.1b. When it is time to
read out the charges, the address line is pulled up by a value!::.V (in our case lOV) and the voltage
at the middle electrode goes up by the same amount. The diode becomes forward biased and the
charge starts flowing into the charge integrator. In Figure 2.1b, the arrows pointed by the address
pulses indicate the time when the voltage at the address electrode is pulled high. The diode
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becomes forward biased and the whole charge flows out almost instantly. The top most curve in
Figure 2.1b shows the net charge collected which is plotted as the integral of the current flowing
through Vref over time. As can be seen, a quantum of charge is collected at every instant the
address pulse goes up. The second curve in Figure 2.1b shows the time when the light is on and
off. As can be seen clearly, when the light is off there are no charges being collected. The
corresponding time pulses used for the spice simulations are also shown in Figure 2.1 a.
From Figure 2.2, it can be seen that if the charge starts accumulating on the middle
electrode, the voltage starts building up and when the voltage goes above Vref, the diode starts
conducting and this leads to a limit on the charge buildup on the middle electrode. Since there is
no need of an additional capacitor to protect the switching element, there is no need for a
discharge cycle, which in turn allows the application of the diode concept to fluoroscopy
applications as mentioned in Chapter 1.
2.2.2. Introducing the curve-fit model for polysilicon diode
To simulate the circuit, first we need a model for the diode. From previous diode
characteristics an empirical.model is derived. The schematic of the model is shown in Figure
2.3a. Diode Dl is the main diode. It decides the characteristics from OV till about 2V forward
bias. After that D3 takes over. D3 gives a slow rise to the characteristics beyond 2.3V as can be
seen from figure 2.3b. Diode D1 takes care of the series resistance effect at higher biases. Since
the leakage current for polysilicon diodes were found to grow exponentially with reverse bias the
diode D2 is employed to model the reverse characteristics. Since some of the diodes showed a flat
leakage current till -5V, a current source was added in parallel to account for it. The dc voltage
source accounts for the dc offset that was caused by the use of the constant current source. Figure
2.3b shows the characteristic that was achieved using this curve-fit model.
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Since the current generated by selenium under x-ray exposure is of the order of few tens
of pico ~mps, very much attentIon has to be given towards the leakage current of the storage
capacitor and the diode. If the leakage of either the diode or the capacitor is higher than around
10pA, the charge that gets collected on the storage capacitor gets leaked out before it is read. The
'leakage current for a single diode may be higher than IpA. To achieve a leakage current less than
1pA, we propose to use 3 diodes in series. Figure 2.3b shows the simulated characteristics of the
cascaded three diodes. The leakag~ current is significantly reduced by this approach.
Furthermore, the presence of 3 diodes provides a redundancy that even if the leakage current of
one diode is high that will be compensated by the low leakage of the other diodes. However,
cascading the diodes results in lowering the on current. But it can be seen that even after
cascading the three diodes in series, there is an on current higher than I )lA at +5V. As will be
shown in next section, this current is sufficient enough to readout the charges within a reasonable
time.
2.2.3. Simulations using the curve-fit model for single and cascaded diodes
Figure 2.4a shows the circuit schematic used for the simulation of the final pixel. The
diode schematic used was the same as that shown in Figure 2.3a. Both the single diode and
cascaded diode structures are simulated. The results are shown in Figure 2.4b.
As can be' seen in the single diode structure, during the time the address line is low,
significant charge flows into Vref• This is due to the high leakage of the single diode. But in the
cascaded diode design, less charge flows back to the V ref during the off time of the address line.
Therefore during the time when light is off, significant amount of charge flows in and out of the
diode for the single diode design. But in the case of the cascaded diode design almost no charge
transfer occurs during the no light stage. The similarity between the cascaded diode design shown
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in Figure 2Ab and the ideal diode design shown in Figure 2.1b indicates that the cascaded design
should improve the array performance over the single diode design.
2.2.4. Layout of the pixel and the test array
The cascaded approach was used for the fabrication. The pixel size was set as 139 /-Lm x
139 /-Lm. The individual components of the pixel and their basic structure will be discussed in the
next section. Figure 2.5a shows the completed layout of the pixel. Figure 2.5b shows the ideal
cross section of the cascaded diode region. The diodes were designed with an i region length of 3
/-Lm, with 4 flm of unsilicided nand p regions on either side. A 6 /-Lm wide silicide region was
used to remove the blocking junction between the cascaded diodes. Layout is done for a 256x256
test array. The readout lines were running vertically and they come out as one complete set of256
lines each side. The address lines were blocked as four different sets of 64 lines each and are
brought out as four separate groups on each side. All the address lines and the readout lines are
connected together according to the schematic shown in Figure 2.6 for ESD protection. The ESD
protection ring has to be scribed and disconnected before actual testing can be done. The presence
of resistors (100 squares of doped island which gives a resistance of 38 kiloohms) helps in
checking for shorts and opens between the readout lines and address lines even before the ESD
protection is removed. The completed picture of the layout is given in Figure 2.7.
2.3.Discussion of the main components of the design
The three main components for the fabrication of each pixel are the diode, the storage
capacitor and the x-ray sensor selenium. The selenium deposition is done last and is not a part of
this work. The other two components, the diode and the storage capacitor are individually
discussed briefly below.
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2.3.1. Diode
The diode is the switching element for the current design. In the current design we
cascaded 3 diodes in series to ensure that the leakage current meets the required specifications of
>1 JlA at +5V and <1pA at -5V.
Since the [mal aim of any imaging technology is to make it on a large area at a very low
cost, thought should be given on what substrates are to be used for the fabrication of these arrays.
Glass is a good solution due to its low cost. Since glass cannot be processed at high temperatures,
there is a: limitation on the material choice for the diode. The most commonly used material is
amorphous silicon (a-Si:H). A lateral a-Si:H diode is expected to have very low on current, due to
its small junction area and' mobility and hence is not a viable solution to meet the required
specifications. A vertical a-Si:H diode is a possible solution. But this involves more complicated
process steps such as multiple a-Si depositions to achieve a diode structure. Also the option of
integrating acquisition electronics along with the array is difficult for a-Si since the mobility of
the carriers is too low (1 cm2Ns). An alternate choice of material is polycrystalline silicon. Since
the leakage current of a polysilicon diode is dependent on its junction area, a vertical polysilicon
diode (which has a large junction area compared to a lateral diode) cannot be used. This leaves us
the option of using a lateral polysilicon diode as the switching element because of its high on
current. Since polysilicon has the added feature of higher mobility (10-100 cm2Ns), it is possible
to integrate the acquisition electronics to the whole array on the same substrate. The experimental
procedure for the fabrication of these diodes is discussed in next chapter.
2.3.2. Storage Capacitor
Simulations had shown that for the whole design to work a storage capacitance greater
than 1pF is required. Leakage current less than O.1pA was set as the specification for the
22
capacitor. The top plate of the capacitor is also the middle electrode. ITO was chosen for the
middle electrode since its interface with selenium is well characterized. 300nm PECVD oxide
deposited at 300°C was used as the dielectric between the plates. Area of the storage capacitor
calculated from the layout is 125.6ge-6 cm-2• Using the normal capacitance calculations the
estimated capacitance is 1.45pF. This fabricated capacitor structure gave a capacitance of 1.45 pF
and it met the leakage current specification of 0.1pA.
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Figure 2.5a Layout ofthe pixel
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Figure 2.7 Layout of the whole array
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3. Fabrication of the array
3.l.Process Integration
As mentioned before, the tWo main components for the fabrication of each pixel are the
diode and the storage capacitor. These components need to be integrated together to form a
proper working array. Two fabrication experiments were performed. The different process steps
involved in the array fabrication in the first experiment are discussed in Table 3.1. Table 3.2 lists
the variables investigated in the first experiment. Table 3.3 lists the process steps of second
experiment. In the following section, the particular process steps are discussed in detail.
3.1.1. Deposition, crystallization and patterning of polysilicon
The substrates used in this work were 100 mm quartz wafers. A total of 6 substrates for
the first experiment and 18 substrates for the second experiment were used. Two different
reactant source gases were used for polysilicon deposition. In nine wafers, disilane was used
while for the remaining nine silane was used. The wafers deposited using silane as the source gas
were numbered MalO..Mal8 (Referred to as silane wafers from now on), while the wafers
deposited using disilane as source gas were numbered XOl..X09 (Referred to as disilane wafers
from now on).
For the disilane wafers, the quartz wafers were initially coated with 100 nm of PECVD
oxide. After doing a piranha clean on the wafers, the PECVD oxide was densified by annealing it
in oxygen ambient at 1000°C for 30 min followed by a further anneal in nitrogen ambient for 50
min. These wafers were then directly loaded into the UHVCVD system for the deposition of
polysilicon. All wafers were deposited with polysilicon at a temperature of 500°C with a pressure
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of 160 mTorr. Three wafers were loaded into the UHVCVD system at a time. Silane wafers did
not receive a precoat of oxide. They were first cleaned followed by deposition of amorphous
polysilicon in the UHVCVD system at a temperature of 550°C with a pressure of 200 mTorr. The
thickness of silicon film was close to 60 nm.
All the wafers, both silane and disilane, were RCA cleaned and loaded into the oxidation
furnace for crystallization. The wafers were loaded in N2 ambient (50 lIhr) at 700°C. Wafers were
annealed for 2 hrs at 700°C. Temperature was then ramped up to 1000°C in N2 ambient. The ramp
up took close t030 min. The wafers were oxidized in O2 ambient (100 l/hr) for 17 min. The
ambient was changed to N2 and the wafers were pulled out to the front of the furnace. After one
hour the wafers were pushed back. The wafers were then annealed at 1000°C for 2 hrs. After
annealing, the wafers were pulled out and the oxide thickness that was measured was close to 25
nm. Oxidation of polysilicon has been reported to improve the grain structure of polysilicon [11],
which in turn leads to an improvement in the electrical characteristics.
Lithography Process
All the wafers were given a 20 sec BHF dip to etch the oxide that grew during the above
crystallization anneal. The wafers were then kept in the oven for 30 min as a part of the
dehydration bake. Dehydration bake was completed by a bake at 150°C for 5 min on a hot plate.
The wafers then received a priming for 5 min. Photoresist was then spun on the wafers after
filtering through a syringe. It was followed by a softbake at 120°C for 1.5 min on a hot plate. The
wafers were then exposed using the island mask and developed, followed by a hardbake at 150°C
for 5 min. The exposure setting was set as 300 on the aligner. Each wafer was etched individually
using silicon etch. After individual inspection of each of the wafers they were stripped by acetone
rinse, followed by stripper. This is the standard procedure for photolithography for the rest of the
process, unless otherwise mentioned.
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The thickness of the silicon film was then measured and was found to be close to 50 nm.
This thickness was chosen since a higher thickness will lead to a higher leakage current, while
going low in thickness was found to give problems with standard ion implantation conditions.
(Two wafers with thickness of 20 nm from another experiment could not be activated when
implanted under the standard implantation conditions).
3.1.2. Implants and Activation
The wafers were then piranha cleaned. A diluted HF (50:1) dip for 30 sec was given to
the wafers to remove the thin oxide grown by the piranha clean (this was found to be absolutely
necessary so as to avoid liftoff of photoresist). The wafers were patterned with the n implant
cover. Photoresist was hardbaked at 150°C for 5 min. Wafers were implanted using Phosphorus
with a dose of 2e15 cm-2 using an energy of 20 keY at Implant Center (Ask for Novus, the high
energy machine if \\:,ork has to be done fast. Ask for GCA, the low energy machine if the work
has to be done at a low cost). A 20 keY P implant can actually amorphize the po1ysilicon film.
But since the activation anneal is going to be at 800°C, full recrystallization can be achieved
without any problem. Beam current limit was set as 500 /lA/cm2 (though unnecessary according
to the implant center). The photoresist was stripped using RIB with oxygen plasma at 300 W, 100
mTorr, 110 sccm for 5 min followed by stripper.
The wafers were then piranha cleaned. A dilute HF dip of 30 sec was given to the wafers
to remove the· thin oxide grown by the piranha clean. The wafers were patterned with the p
implant cover. Photoresist was hardbaked at 150°C for 5 min. Wafers were implanted using BF/
with a dose of2e15 cm-2 using an energy of25 keY at Implant Center. Beam current limit was set
as 500 /lA/cm2• The photoresist was stripped using RIB with oxygen plasma at 300 W, 100
mTorr, 110 sccm followed by stripper.
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The i region of some wafers were doped either n· or p. type at various doses. In all cases,
the n- type doping was done with phosphorus at 20keV and the p. type with BF/ at 25keV.
Choice of BF/ over B was made since F ion had been reported to passivate lot of traps in
po1ysi1icon [12]. Also being a heavier ion, BF2+ can be implanted using higher energies and this
will lead to a lower cost implant.
The wafers were piranha cleaned. Activation was done at 800°C for 30 min in N2
ambient. Resistance measurements were done on the transfer structures to make sure that the
dopants are activated. Table 3.7 reports the measured resistivities of the n type and the p type
islands. The cross section of the wafer at this stage is shown in Figure 3.1a.
3.1.3. Hydrogenation and Silicidation
Wafers were piranha cleaned after the resistivity measurement. A dilute HF dip was
given for 60 sec to ensure that there is no oxide on the surface. A silicon dioxide film of 50 nm
thick was deposited using PECVD system at a temperature of 300°C. This was followed by
hydrogenation for an hour at 300°C. The oxide was patterned using silicide mask. The photo
process remained exactly the same except that the hardbake after exposure and developing was
done at BO°C. After etching the oxide, the transfer structures were probed before stripping the
photo resist to make sure that the regions to be si1icided are exposed. The wafers were stripped
using stripper .followed by piranha clean. A 60 sec dilute HF dip was given to the wafer to make
sure that whatever thin oxide that would have been left over from etching or that would have been
grown by the piranha clean or stripper is fully etched off. This is also very important, since the
presence of even a thin oxide can result in the wafer not getting si1icided. In some wafers the
oxide got overetched and a 50 nm of PECVD oxide had to be redeposited. The overetch was
caused by the photoresist liftoff during etching. This was attributed to the high humidity during
the photolithography leading to a poor adhesion ofphotoresist on to the wafer.
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The wafer was directly loaded into the sputtering machine after the dilute HF dip. Nickel
was put down using RF sputtering. DC sputtering of the nickel film should not be used for
depositing nickel since it may increase the leakage current of the diodes drastically (1 wafer got
this treatment). The thickness of Ni deposited was 10 nm. The wafer was in situ annealed in
vacuum at 400°C for 10 min to form nickel silicide. Unreacted nickel was etched off using
piranha clean. The nickel silicide has a sheet resistance close to 20 ohms/square compared to the
doped islands which has a resistivity close to 1000 ohms/square. Silicides [13] also act as a good
etch stop for dry etching and wet etching·. Silicides were also used to short the blocking junctions
in the cascaded diode structure. The structure of the wafer at this stage is shown in Figure 3.1b.
Measurements can be done on the wafers at this stage.
3.1.4. Lower electrode for the capacitor, Address line
Piranha clean was done on the wafers followed by no dilute HF dip. (qilute HF dip
should not be given since going in and out the etchant leads to a faster destruction of the silicide).
40 nm PECVD oxide was put down on the wafers at 300°C. Though this oxide does not cover the
step between the island and the wafer it is enough since the SPAN etch used for etching Al-Ni
does not attack silicides. Piranha clean was done on the wafers. Then 50 nm of Aluminum
followed by 50 nm of nickel were deposited on the wafers. The wafers were in situ annealed at
400°C to ensure that there was a complete reaction of aluminum and nickel.
Presence of nickel over the top of aluminum has been found to be very helpful in
preventing the hillock formation [14], which ifpresent will lead to lot of shorts between the lower
electrode and the upper electrode of the capacitor. Nickel was also found to be well resistant to
• Nickel Silicide is not fully resistant to BHF. It can hold BHF etching for around 60s. But if the wafer is
taken in and out of the etchant more than 2 or 3 times, the resistivity of silicide increases significantly
within 20-30s.
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wet etching and dry etching of oxide [15]. The thickness of the nickel layer was found to very
important. It was seen that having a nickel layer thinner than 20 nm may not help in resisting to
BHF etching. The wafers were transferred directly from the sputtering machine to the spinner for
spinning the photoresist. Photo was done using the standard photo procedure. Etching was done
using SPAN (H2S04:H3P04:CH3COOH:HN03:H20 =·1: 14:1:1:2) etch at a temperature of 55°C.
Wafers were stripped using stripper. Figure 3.2a shows the cross section of the pixel at this stage.
3.1.5. Storage Capacitor
Since there is a metal on the wafer no further clean using the standard RCA or piranha
clean is possible. The· wafers were cleaned using an acetone soak. PECVD oxide was deposited
on the wafers. Then 300 nm of silicon oxide was deposited in three separate depositions of 100
nm each. Between each deposition the wafers were subjected to an ultrasonic clean for 5 min
followed by a rinse using deionized water. This was aimed to decrease the impurities that could
lead to a short between the bottom electrode and the metal layers that come afterwards.
An experiment was also conducted using SOG as the dielectric. But it was found to give
higher leakage current compared to PECVD oxide. Also there were some adhesion problems for
metal on top of the SaG. Attempts to wire bond to Ti-Al, Al-Ni or Al deposited on SOG led to
the peel off ofmetal from SaG.
Then 70 nm of ITO were rf sputtered on the wafers. The wafers were directly spun with
photoresist. The wafers were patterned using the standard photo process. Etching was done using
the standard ITO etch at a temperature of 60°C. Wafers were then stripped using stripper. The
cross section of the wafer at this stage is shown in Figure 3.2b.
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3.1.6. Contact Windows to islands, gate and ITO
Another oxide was then deposited on the wafers. A total of 150 nm ofPECVD oxide was
deposited at a temperature of 300°C. The wafers were then spun with photoresist. Photo was done
using the standard process except for the fact that the exposure setting on the aligner was set to
250 instead of the standard 300. This was required to open up the holes uniformly across the
wafer. The via mask was first used to expose the contact windows to ITO. Each wafer was etched
for 20 sec+the time required for the dummy wafer to etch in BHF. The wafers were stripped
using stripper.
The wafers were then cleaned with an acetone soak. Photo was done using the same
standard photo process except for the exposure setting mentioned above. The wafers were etched
using standard BHF etch. Some large structures on the wafer were then probed to make sme that
contact windows were open. The wafers were etched a further 20 sec beyond the time taken to get
the large structures testable so as to make sure that even the smallest hole was open. Some
speckles were found on the silicided region indicating that silicides have started getting attacked
by the BHF. Also the gate regions started becoming slightly brownish, indicating that the Al3Ni
has slowly started reacting. The wafers were then stripped using stripper. The cross section of the
pixel at this stage is shown in Figure 3.3a.
3.1.7. Final metallayer
The wafers were cleaned with acetone soak. They were then given a dilute HF dip for 30
sec to make sure that there was not even a trace of oxide remaining on the contact windows. The
wafers were then loaded into the sputtering system where 50 urn Ti was deposited followed by a
deposition of 200 urn AI. The whole metal was deposited without any preheats (pre heat during
the deposition was found to cause some peel up of ITO which then was found to get attacked
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during the PAN etch). The underlying titanium layer helped to make sure that there was an ohmic
contact between the metal layer and the ITO [16]. A total thickness of 250 nm makes a good step
coverage. The wafer was directly spun with photoresist. Standard photo process was done on the
wafer using the metal mask. Etching was done using PAN etch at 55°C followed by a Ti etch in
RCA clean first part. The wafers were then stripped using stripper. Measurements were done at
this stage on the wafer. The cross section ofthe pixel at this stage is shown in Figure 3.3b.
3.1.8. Surface Planarization using SOG and final contact windows
The wafers were cleaned using acetone soak. They were then kept in the oven for 30min
to make it properly dry. Then 250nm SaG (Allied 211) is spun on the wafer followed by bakes at
90°C, 150°C and 250°C each of Imin each. This was followed by a second spin of SaG followed
by the same heat treatments. The wafers were finally cured at 300°C for 40min to get a final SaG
thickness of420nm.
The wafers were spun with photoresist and the regular photo was done using the glass cut
mask. The wafers were etched using RIE. Etching was done first for 25min. Wafers were probed
in to make sure that the etch had reached aluminum pads on the edge of the array. The wafers
were etched for 15min more. The ITO pads are then probed to make sure that the etch is
complete. The photoresist was then stripped using stripper. The final cross section of the wafer is
shown in Figure 3.4
Photograph of a com~lete wafer is shown in Figure 3.5.
3.2.Experimental Setup
As mentioned before, 18 wafers were used for processing..-A separate experiment was
conducted earlier with 6 wafers investigating the various process steps. The earlier experiment is
referred to as the first run and the experiment with the set of 18 wafers IS referred to as the second
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run. Table 3.1 and Table 3.2 summarizes the processing conditions for the wafers of first run.
Table 3.3 summarizes the processing conditions, approximate processing times and some possible
measurements at each stage for the wafers in the second run. The status of the 18 wafers as of
September 29, 1998, is shown in Table 3.4. The different variables the wafers in second run were
subjected to are discussed in Table 3.5. Some wafers that were subjected to some abnormal steps
are listed in Table 3.6. Table 3.7 tabulates some measurements that were done on the wafers at
different steps.
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Figure 3.1a Cross section after implants
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Figure 3.1b Cross section after silicides
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Figure 3.2a Cross section after gate electrode
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Figure 3.2b Cross section after ITO electrode
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Figure 3.3a Cross section after etching the contact windows
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> Figure 3.3b Cross section after metal patterning
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Figure 3.4 Cross section of the final pixel without selenium
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Figure 3.5 Photograph ofa complete wafer
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Figure 3.5 Photograph of a complete wafer
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Table 3.1 Processmg Conditions for the wafers from first run
Step # Name ofthe step
1 Deposition, crystallization and patterning of polysilicon
1.1 Deposition of silicon using silane/disilane in the UHVCVD system
1.2 Crystallize the wafers at 700°C for 2 hrs. Oxidize some wafers at 1000°C for 30 min.
Anneal for 2 hrs in N2 at 1000°C
1.3 Photolithography using island mask. Etch the wafers.
2 Implants and Activation
2.1 Piranha clean the wafers. HF dip for 30 sec. Lithography using the n implant cover mask.
2.2 Implant with phosphorus, 20 keY, dose 2e15 cm""and beam limit 500 /lA/cml
2.3 RIB strip for the wafers using oxygen plasma
2.4 Piranha clean the wafers. HF dip for 30 sec. Lithography I}sing the p implant cover mask.
2.5 Implant center to implant with BF2+ 25 keY, dose 2e15 cm,land beam limit 500 /lA/cml
2.6 RIE strip for the wafers using oxygen plasma
2.7 i region implant on some wafers
2.8 Activation anneal at 800°C for 30 min in N2
3 Hydrogenation and Silicidation
3.1 Clean the wafers using piranha clean. Dil HF dip for 60 sec. Deposit the wafers with 100
om of oxide. Hydrogenation for 1hour at 300°C.
3.2 Photolithography using the silicide mask. Etch the oxide using BHF.
3.3 Piranha clean the wafers. Dil HF dip for 60 sec. Deposit 100m nickel followed by 400°C _
anneal for 10 min to make silicide. Piranha clean to etch unreacted Ni.
4 Lower electrode for the capacitor
4.1 Piranha clean. No dil HF dip. 100 nm ofPECVD oxide at 300°C.
4.2 Deposit 50 om Al + 50 nm Ni. Anneal at 400°C for 10 min.
4.3 Photolithography using the gate mask. Etch the wafers using SPAN etch.
5 Storage Capacitor
5.1 Acetone soak for wafers. Deposit 100 om of PECVD oxide and 250 om SaG at 400°C
5.2 Deposit 70 om ITO
5.3 Pattern ITO using the ITO mask. Etch the wafers in the standard ITO etch at 60°C.
6 Contact Windows to islands, gate and ITO
6.1 250 om of SaG at 380°C
6.2 Pattern the wafers using the cut mask to open contact windows to ito, island and gate.
Double photo for some wafers.
7 Final metal layer
7.1 Acetone clean for the wafers. Dil HF dip on the wafers. 50 om Ti + 200 om Al deposited
on the wafer without any preheats
7.2 Pattern the wafers using the data mask. Etch the wafers using PAN etch followed by the
first part of the RCA clean.
-. .u_1,1 .. __ Hydrogenation and PMA of the wafers
..
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Wafer Source Implants Processing differences PMA/hydrogenation treatments""
# gas
Ma04 Silane Yes Proc 3 oxidation in Step 1.2 Hyd
and i region implant in Step
2.7
Ma05 Silane No Proc 1 oxidation in Step 1.2 Hyd
and no i region implant in
Step 2.7
Ma06 Silane No Proc 1 oxidation in Step. 1.2 Hyd, PMA, PMA, Hyd, PMA,
and no i region implant in Hyd
Step 2.7
Ma07 Silane Yes Proc 3 oxidation in Step 1.2 Hyd
and i region implant in Step
2.7
Ma08 Silane No Proc 2 no oxidation in Step . Hyd
1.2 and no i region implant in
Step 2.7
Ma09 Silane No Proc 2 no oxidation in Step Hyd
1.2 and no i region implant in
Step 2.7
Table 3.2 Vanables InvestIgated In first run
1 Implant was done using BFz at an energy 25 keY and dose 5e12 cm-z
A Hyd means hydrogenation for 1hr at 300°C. PMA means 400°C anneal for 30min in forming gas
_.
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Step Name ofthe step Approximate Type of
Number time for each measurement
step that can be
made
1 Deposition, crystallization and patterning of
polysilicon
1.1 Clean the wafers. Pre-coat the wafers with 100 nm 12.5 min
PECVD oxide followed by densification of oxide
1.2 Deposition of silicon using silane/disilane in the
UHVCVD system
1.3 Crystallize the wafers at 700°C for 2 hrs. Oxidize 15-20 sec
the wafers at lOOO°C for 17 min. Anneal the
wafers in Nz ambient for 2 hrs. Etch the oxide
1.4 Photolithography using island mask. Etch the 15-20 sec Alpha step
wafers. the islands to
get their
thickness.
2 Implants and Activation
2.1 Piranha clean the wafers.Dil HF dip for 30 sec.
Photolithography using the n implant cover mask.
2.2 Send the wafers to implant center to implant with
phosphorus, 20 keY, dose 2el5 cm-zand 1?eam
limit 500 JlA/cmz
2.3 RIE strip for the wafers using oxygen plasma
2.4 Piranha clean the wafers. Dil HF dip for 30 sec.
Photolithography using the p implant cover mask.
2.5 Send the wafers to implant center to implant with
BFz+' 25 keY, dose 2el5 cm-zand beam limit 500
JlA/cm2
2.6 RIE strip for the wafers using oxygen plasma
2.7 i region implant on some wafers
2.8 Activation anneal at 800°C for 30 min in Nz Measure
transfer
structures to
make sure
that the
wafers are
activated
properly
, Boron was used initially as the p type dopant. Some wafers from another experiment, with thin islands,
which got an implant of B at 10 keV were found not to get activated.
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3 Hydrogenation and Silicidation
3.1 Clean the wafers using piranha clean. Dil HF dip Ellipsometer
for 60 sec. Deposit the wafers with 50 om of 6.3 min on a dummy
oxide. Hydrogenation for Ihour at 300°C. wafertofmd
the oxide
thickness
3.2 Photolithography using the silicide mask. Etch the Transfer
oxide using BHF. 20-25 sec structures to
make sure
that the oxide
is etched
3.3 Piranha clean the wafers. Dil HF dip for 60 sec. Transfer
Deposit 10 nm nickel followed by 400°C anneal structures.
for 10 min to make silicide. Piranha clean to etch Diodes
excess Ni.
4 Lower electrode for the capacitor
4.1 Piranha clean. No dil HF dip. 40 nm ofPECVD Ellipsometer
oxide at 300°C. on a dummy
wafer to fmd
the oxide
thickness
4.2 Deposit 50 om Al + 50 nm Ni·. Anneal at 400°C
for 10 min.
4.3 Photolithography using the gate mask. Etch the 20-25 sec
wafers using SPAN etch.
5 Storage Capacitor
5.1 Acetone soak for the wafers. Deposit 300 nm of 12.5+12.5+ Ellipsometer
oxide! in three steps of 100 nm each. Each step 12.5 min on a dummy
was separated by a ultrasonic clean and water rinse wafer to fmd
5+5+5 min the oxide
thickness
5.2 Deposit 70 nm ITO
5.3 Pattern ITO using the ITO mask. Etch the wafers Probe on the
in the standard ITO etch at 60°C. edges to
make sure
that the ITO
is etched
6 Contact Windows to islands, gate and ITO
• Thickness ofNi was found to be very important for HF resistance. It was found that a Ni thickness less
than 200m does not resist etching with BHF.
f SOG was used as the dielectric for a previous experiment and it was found to have higher leakage current
compared to PECVD oxide. Any type of metal that was deposited on SOG was found to peel up when wire
bonding was attempted.
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6.1 Passivation oxide of 150 nm thickness is deposited 18.7 min Ellipsometer
usingPECVD on a dummy
wafertofmd
the oxide
thickness
6.2 Pattern the wafers using the via mask. Etch the 1 min 10 sec +
wafers using BHF. 20 sec
6.3 Pattern the wafers using the cut mask. Etch the 3 min 20 sec + Transfer
wafers using BHF. 20 sec structures to
make sure
that the cuts
are open.
7 Final metal layer
7.1 Acetone clean for the wafers. Dil HF dip on the
wafers. 50 nm Ti+ 200 nm Al deposited on the
wafer without any preheats
7.2 Pattern the wafers using the data mask. Etch the Measure the
wafers using PAN etch followed by the first part 30 sec devices
of the RCA clean. 45 sec
7.3 Hydrogenation and PMA the wafers if needed Measure the
devices
8 Surface Planarization
8.1 Spin 420 nm SOG in two steps. Cure at 300°C 40 min
8.2 Pattern the wafers using glass cut mask
8.3 Etch the wafers using RlE 25 min + 15 Measure for
min the contact
windows to
be open
Table 3.3 Summary of all the process steps
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Wafer# Status Single diode Triple diode
i=3 i=3
Ma13 Sent to Sterling 70000p 500u 292p 67u
After complete
processing
X04 Finished Step 8.1 2p 300u lp 3u
(Wafer broken)
Mal5 Finished Step 7.3 9p 230u 1.2p llu
(Wafer broken)
X09 Finished Step 7.3 lp 500u O.5p 2u
X05 Finished Step 5.1 O.7p 38u
Ma16 Finished Step 5.1 O.8p 9u
XOI Finished Step 3.3 9p 68u O.5p 4u
X07 Finishe~ Step 3.3 37p 86u 2p l2u
Ma12 Finished Step ~) 85p 23u Up 3.2u
Ma17 Finished Step 3.3 2000p O.03u 5p O.Olu
X06 600°C PMA anneal O.lu lOu In
to be done and
hydrogenation to be
done before going
to Step 4.1
X08 Finished Step 3.2 9p 37u
Mall Failed in Step 3.2 20p 3u
two times. Oxide in
Step 3.1 to be
redone
MalO Failed in Step 32 l50p lu
two times. Oxide in
Step 3.1 to be
redone
X02 Finished Step 2.6
X03 Finished Step 2.6
Ma14 Finished Step 2.6
Ma18 Finished Step 2.6
Table 3.4 Status ofthe 18 wafers as of 9/29/98
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Table 3.5 Summary ofthe condItIons for dIfferent wafers
Wafer# Silane'" i region i region i region Helium Silicide
Disilane2 implant implant length (in Plasma/DC Oxide
type3 Dose microns)4 sputtering5 Overetch6
XOI Disilane Ptype 5el2 3.2 Yes No
X02 Disilane 2.8
X03 Disilane 2.7
X04 Disilane P type· 2el2 2.5 No No
X05 Disilane Ptype 5el2 2.3 No No
X06 Disilane Ntype 5el2 3.2 Yes Yes
X07 Disilane Ntype 5el2 4 Yes Yes
X08 Disilane P type 5el2 2.7 Yes
X09 Disilane Undoped N/A 3 No No
MaiO Silane Ptype 5el2 2.5 Yes
Mall Silane Ptype 5e12+ 3 Yes
5el27
Mal2 Silane Ntype 5el2 3.2 Yes Yes
Mal3 Silane Ptype 2el3 2.7 No No
Mal4 Silane 3.1
Mal5 Silane Ptype 5el2 2.4 No No
Mal6 Silane Ntype· 5el2n 2.5 No No
Mal7 Silane Ntype 2el2 2.7 Yes Yes
Mal8 Silane 2.4
..
2 Source gas used for deposition ofthe polysilicon
3 BF2+ is the p type implant. Energy 25 keY. P was the n type dopant Energy 20 keY
4The length of the i region as measured from the wafer. Designed i region length is 3 Ilm~
5 All the wafers that got helium plasma/de sputtering were annealed at 600°C for I hr in forming gas. This
was followed by an additional hydrogenation step. Helium plasma clean was investigated prior to
deposition of first passivation oxide in Step 3.1. It was found to be detrimental. Normally.rf sputtering was
used for Ni deposition. DC was used for some wafers due to rf equipment failure. DC was found to be
detrimental. .
6 Silicide oxide got overetched and extra 50nm of oxide was put down
7 Possible double doping since it was sent to implant center twice
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Wafer# Step Name Description
X09 ITO deposition Since the RF tuner was broken, 35 nm AI-35 nm Ni was used instead ofITO. "ITO"
could not make the step over the gate. Also "ITO" got little bit attacked by the BHF
X07, Ma12, Mal7 Silicide pattern .Silicide oxide got overetched. Hence 50nm of oxide had to be redeposited and
repatterned
X08, X06 Silicide pattern Silicide oxide got overetched. Hence 50nm ofoxide had to be redeposited and
repatterned
XOl, X07, Ma12, MAl? He plasma/DC Wafers were subjected to Helium plasma before silicide oxide. This coupled with DC
sputtering effects w~ile sputtering of nickel was found to worsen the leakage current. The wafers were
doing silicides annealed in PMA furnace at 600°C for an hour in foaming gas followed by an
additional hydrogenation for Ihour at 300°C
Mal? Silicide Right bottom comer of the wafer was etched in the process of reversing the previous
effect
X04, Mal5 Wafers are broken
Mal5 Metallization ITO got overetched during t~e metal etch. Possibly due to the mismatch in thermal
expansions for ITO. Corrected for subsequent wafers by no pre heats for titanium and
aluminum depositions
MaIO,Mall Silicide pattern Silicide oxide got overetched two times. Hence 50 nm of oxide has to be redeposited
and repatterned
X06 He plasmaIDC Wafer is not yet recovered from the bad leakage. The recovery treatment given to
sputtering effects while XOl, XO?, Mal2 and Mal? has to be done on this wafer.
doing silicides
Table 3.6 Abnormal steps undergone by some wafers
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Step Name and Description XOI X02 X03 X04 X05 X06
Thickness of the island (nm) (measured 51 .52.5 55 53 54 55
after island pattern)
Resistivity after activation (QIQ) 600 450 1000 700 1200 500 1500 600
P type N type
Off and ON currents at - 5V and +5V 37p 4011 NIM NIM NIM N/M lOOp 411
after activation of a single diode i=3
lolf and Ion at - 5V and +5V of a single NIM NIM NIM NIM NIM NIM lOOp 2011
diode i=3 after hydrogenation and oxide
Off and ON currents at - 5V and +5V of In 20011 NIM NIM NIM NIM
a single diode i=J after silicide
lolf and Ion at - 5V and +5V of a triple NIM NIM 3p 6811 0.7p 3811
diode i=3 after silicide
Silicide resistance(Di1:l) 20 20 16 18 15 15
P type N type
lolf and Ion at - 5V and +5V of a single 200p 0.61l N/A N/A N/A N/A
diode i=3 after pma at 6oo°C for Ihr
lolf and Ion at - 5V and +5V of a single 9p 681l N/A N/A N/A N/A
diode i=3 after second hydrogenation or
before leaving silicide stage
lolf and Ion at - 5V and +5V of a triple O.5p 41l 3p 6811 0.7p 381l
diode i=3 after second hydrogenation or
before leaving silicide stage
Silicide resistance(QIQ) 40 500 N/A N/A N/A N/A
P type N type
Current values after metallization on a 2p 300ll
single diode i=3 (leakage / on current)
Current values after metallization on a Ip 31l
triple diode i=3 (leakage / on current)
Capacitor value and leakage current 1.45 <0.1
pF pA
1'.
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Step Name and Description X07 X08 X09 MalO Mall Ma12
Thickness of the island (nm) (measured 51 51 53 47.5 46.5 45.
after island pattern)
Resistivity after activation (010) 550 300 15 500 1000 500 6000 2000 2000 500 2000 650
P type N type 00
loff and Ion at - 5V and +5V after 514p 38!J to 411 N/M N/M lOOp III lOOp IOn 918p 2.311
activation ofa single diode i=3 Op
loll and Ion at - 5V and +5V of a single N/M N/M 9p 3711 N/M N/M 20p 311 N/M N/M
diode i=3 after hydrogenation and oxide
lofT and Ion at - 5V and +5V of a single 5n 35011 N/M N/M In 100
diode i=3 after silicide !J
lofT and Ion at - 5V and +5V of a triple IOn 3011 0.8p III IOn 1011
diode i=3 after silicide
Silicide resistance(OIO) N/M N/M 16 16 N/M N/M
P type N type
Ioff and Ion at - 5V and +5V of a single 200p III N/A NfA 150p 40n
diode i=3 after pma at 6oo°C for Ihr
Ioff and Ion at - 5V and +5V of a single 37p 8611 N/A N/A 85p 23 11
diode i=3 after second hydrogenation or
before leaving silicide stage
loff and Ion at - 5V and +5V of a triple 2p 12!J 0.8p III Up 3.211
diode i=3 after second hydrogenation or
before leaving silicide stage
Silicide resistance(OIO) 40 200 16 16 50 50
P type N type
Current values after metallization on a Ip 50011
single diode i=3 (leakage / on current)
Current values after metallization on a O.5p 211
triple diode i=3 (leakage / on current)
Capacitor value and leakage current 0.1 <0.1
pF pA
V\
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Step Name and Description Mal3 Ma14 MalS Ma16 Mal7 MalS
Thickness of the island (nm) (measured 48 45 47.5 49 41 49
after island pattern)
Resistivity after activation (QIO) 6000 1500 400 2000 8000 3000 1750 400
P type N type 0
lotr and Ion at - 5V and +5V after NIM NIM NIM NIM NIM NIM 244p 71-1
activation of a single diode i=3
Iotr and Ion at - 5V and +5V of a single NIM NIM NIM NIM N/M N/M N/M NIM
diode i=3 after hydrogenation and oxide
Intr and Ion at - 5V and +5V of a single NIM N/M N/M N/M N/M NIM 0.11-1 1401-1
diode i=3 after silicide
Iotr and Ion at - 5V and +5V of a triple 134p 6911 675 91-1 0.8p Illl N/M NIM
diode i=3 after silicide p
Silicide resistance(QIO) 15 15 13 13 16 16 20 20
P type N type
lotr and Ion at - 5V and +5V of a single N/A N/A N/A N/A N/A N/A N/M N/M
diode i=3 after pma at 600°C for Ihr
lotr and Ion at - 5V and +5V of a single N/A N/A N/A N/A N/A N/A 2000p 0.03
diode i=3 after second hydrogenation or II
before leaving silicide stage
lotr and Ion at - 5V and +5V of a triple 134p 6911 675 . 9/l 0.8p lIu 5p 0.01
diode i=3 after second hydrogenation or P II
before leaving silicide stage
Silicide resistance(QIO) 15 15 13 13 16 16 45 52
Ptype N type
Current values after metallization on a 7000 500/l 9p 230ll
single diode i=3 (leakage / on current) Op
Current values after metallization on a 292p 6711 1.2p IIIl
triple diode i=3 (leakage / on current)
Capacitor value and leakage current 1.45 <0.1 1.45 <0.1
pF pA pF pA
Table 3.7 Summary of various measurements done on the wafer at different stages
4. Measurements and Analysis
4.1.Introduction
All 6 wafers from first experiment were completed. From the 18 wafers of second
experiment, processing was completed on four wafers till the metal stage while six wafers were
completed till the silicide stage. The measurements that were done on these wafers are compiled
in this chapter. At this point it is worth mentioning that the wafers of the first experiment were
processed using an old design where a single diode was used in each pixel of the array. The
redesign with cascaded diodes had to be done to meet the required specifications. The
corresponding run is referred to as the first run in the following discussions.
4.2.Measurement setup
All the wafers were probed using a micromanipulator probe station. An HP4145B
semiconductor parameter analyzer was used for the measurement of the wafers. LabView
software was used for acquiring the data into the computer for further storage and processing.
Nitrogen was blown over the wafers when the measurements were done. This turns out to be very
helpful in the regime of low current measurements. Capacitance measurements were done using
an HP4280A CV analyzer.
On a completed wafer the following measurements are done.
1. I-V characteristics of single diodes
2. I-V characteristics of cascaded diodes
3. capacitor leakage current measurements
4. I-V characteristics of 30 diodes in parallel
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All the above measuremen~s were conducted on the wafers that finished the metal stage.
Their wafer numbers were Ma13, Ma15, X04 and X09. Wafers XOI, X07, Ma12 and Ma17 were
completed till silicide stage. Only single diodes and cascaded diodes were measured on them.
X05 and Ma16 were the first wafers to reach the silicide stage. In these wafers only cascaded
diodes were measured. These wafers are not yet metallized and hence more detailed
measurements have not yet been done on them. As part of the first run six wafers were processed.
They were cOlnpleted till metal stage. However probing could not be done on many devices
fabricated on those wafers since the contact windows overblew beyond the islands and the metal
layer could not make a step over to the island. Still measurements could be made on the diodes on
those wafers by probing the metal directly on top of the n+ and p+ regions of the islands. These
also will be discussed in this chapter.
It ~as found that the length of the i region played an important role in the characteristics
p ,.)
of the diodes. Since the length of the i region is decided by two implant masks utmost care has to
be taken to get a proper i region length. The calculation of i region length is also important while
doing the analysis of the characteristics of the diodes. Assuming the flat of the wafer is on the
{
right side all the diodes in the array are aligned horizontally. A misalignment in the implant cover
mask affectsthe i region length of not only the array, but also the dies left and right of the array.
The diodes in those dies are aligned in the same direction as the diodes in the array. So a change
of i region length to 4 Jlm from the nor.ninal 3 Jlm in the array reflects in the dies also by the same
amount. It was found that the i region shows up as a white region in the diodes compared to the p+
and n+ regions before activation is done. Measurements were made on the wafer using a ruler
under the microscope to get an estimate of the i region length. This turns out to be the most
reliable way to get the i region 'length. The different i regions that are thus measured are tabulated
in Table 3.2 oflast chapter.
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4.3.Diode measurements
In this section the various types of diode measurements that were made on the different
wafers are discussed. In the first section a very brief description of the results obtained from the
first run is discussed. It is then shown that the characteristics can be improved to meet the
required specifications by a double diode structure. Next the different diode characteristics that
were obtained in the second run are discussed. Finally, a brief discussion on the characteristics of
cascaded diodes and the diodes in the array is made.
4.3.1. Single diodes on wafers from the first run
Figure 4.1 shows the compiled results of the first run. The first design for the arrays was
made using an i region length of the diode in the pixel as 8 /lm. Three separate types of processes
were conducted as indicated by procl, proc2 and proc3 on the plots. The only difference between
proc1 and proc2 is that in the step 1 discussed in last chapter, proc2 did not get oxidation while
procl did. Proc3 was the same as procl except that the i region was doped with a p type dopant.
As can be seen a design with a single diode with i=8 /lID meet the required specification
for on current only for proc3. It also turns out that the proc3 is a more reliable and uniform
process where the I-V characteristics are decided by the doping of the "i" region while for proc1
and proc2 it is more decided by the charges in the oxide. But the leakage current for the single
diode structure for proc3 is higher than what is desired. This is expected since the implant of
dopants leads to more traps in the i region, which in turn leads to higher leakage current. So one
option to reduce the leakage current, but retaining the reliability, uniformity and good on current
ofproc3 is to cascade more than one diode in series, while maintaining about the same effective i
region length.
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4.3.2. First experience with cascading diodes
From Figure 4.1a and Figure 4.1b it can be seen that for the double diode structure (2
diodes with i region length of 4 J..lm which adds to a effective i region length of 8 J..lm) that has the
same effective length as single diode (one diode with an i region length of 8 J..lm), the on currents
are very much comparable while the leakage current decreases significantly. In Figure 4.2 a plot
is shown with the double diode configuration (2 x i=4) along with a single diode (Ix i=4). As can
be seen, the leakage current is significantly reduced, however, the tum on of the diode is
relatively slower. But simulations done in Chapter 2 had shown that the slow tum on is
acceptable for the intended application.
A redesign was then made for the arrays with three diodes of i=3 in series. Since the
effective i region length is almost the same as i=8 similar on currents are expected. Leakage
current is expected to go further down because of the three cascaded diodes.
4.3.3. Single diodesJabricated in the second run
Single diodes were measured on eight wafers (XOI, X04, X07, X09, Ma12, Ma13, Mal5
and MaI7). The doping type and dose these wafers were implanted with are shown in Table 1.
The on3 and off currents measured for the disilane wafers are shown in Figure 4.3a and Figure
4.3b while those for silane wafers are shown in Figure 4.4a and Figure 4.4b. These measurements
indicate the averages of five or more measurem~nts on different diodes across the wafer.
Comparing the on currents in Figure 4.3a and Figure 4.4a it can be seen that for similar
doping levels of the i region, the disilane wafers perform better than silane wafers for the on
current. The difference is clearer in Figure 4.5 where disilane wafers doped with n type or p type
3 On current is defmed as the current through the diode when the diode is forward biased at +5V
8 Off current is defmed as the current through the diode when the diode is reverse biased at - 5V
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dose of 5e12 cm-2 do better than silane wafers doped with the same dose. From Figure 4.3a, it can
be seen that the n type doped disilane wafer (X07) performs better than the p type doped disilane
wafer (XOl) with the same dose. From Figure 4.4a, it can be concluded that p type doped silane
wafer (Ma15) does better (or comparable) than the n doped silane wafer (Ma12). These trends are
also visible in Figure 4.5. One more observation is that the p type doped wafers, whether they are
silane or disilane, tum on slowly compared to the n type doped wafers. Leakage current does not
seem to depend on the type of the material. It is more dependent on the type and the amount of
the dopant implanted into the "i" region. As can be seen from Figure 4.3b and Figure 4.4b, for p
type dopants the leakage current lies below lOpA for most part, while for the n type dopants the
leakage current is higher than lOpA. This trend is also visible from the characteristics shown in
Figure 4.5. The only exception for this rule is Ma13 that has a very high leakage in spite of being
p type doped. The reason for that might be the fact that Ma13 is implanted with a very high dose
(2e13 cm-2) and this leads to a very large number of traps in the "i" region leading to an increase
in leakage current. The undoped wafer (X09) on the other end has the lowest leakage close to
lpA.
The "i" region length dependence on the disilane wafers are shown in Figure 4.6a and
Figure 4.6b while Figure 4.7a and Figure 4.7b shows the "i" region length dependence on the
silane wafers. As can be seen from Figure 4.6a and Figure 4.7a the on current of the diodes fall
slowly with increased i region length for n type doped diodes. But as shown in Figure 4.6b and
Figure 4.7b, for p type doped diodes the on current falls very fast with increasing i region length.
Also the slow turn on ofp type doped diodes is visible in Figure 4.6b and Figure 4.7b. The trend
of leakage current being higher for n type device compared to a similarly doped p type doped
device is also visible in the figures. There is no much dependence of the leakage current on the i
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region length of the diodes. The only exception to this is Ma12, where the leakage current is
found to increase with i region length.
The effect of i region doping conditions, i.e. the amount of implant dose and type, is
shown for disilane and silane wafers in Figure 4.8 and Figure 4.9 respectively. As the dose of the
implant increases, the on current also increases. This is evident from the fact that XOI (dose 5e12
cm-2) does better than X04 (dose 2e12 cm-2). Also the on current of Ma13 (dose 2e13 cm-2) is
higher than Ma15 (dose 5e12 cm-2). As mentioned before n type doped X07 doe~ better than p
type doped XOI. However there is no significant difference between p type doped Ma15 and n
type doped Ma12. For the undoped disilane wafer (X09) the on current is found to be very high.
On the leakage current side the trend of increasing leakage with increasing "i" region doping is
found. Also n type doping leads to higher leakage compared to p type doping. This justifie"s why
X09 (undoped), X04 (p type 2e12 cm-\ XOI (p type 5el2 cm-2) and X07 (n type 5e12 cm-2) are
in the increasing order for leakage current. In case of silane wafers, the same argument holds
except for Ma17 (n type 2e12 cm-2). Ma13 (p type 2e13 cm-2) does the worst while Ma15 (p type
5e12 cm-2) does the best. Ma12 (n type 5e12 cm-2) does worse than Ma15 (p type 5e12 cm-2) as
expected.
The characteristics for the undoped wafer (X09) for different i region lengths are shown
in Figure 4.10. The leakage current for the undoped wafer is consistently below lpA till-5V. The
on current falls fast with the increase of i region length. Also the device turns on slowly as the
bias is increased. Because of this, when three undoped diodes are cascaded they have a lower on
current.
4.3.4. Cascaded diodes fabricated in the second run
Cascaded diodes were measured on ten wafers (XOl, X04, X05, X07; X09, Ma12, Ma13,
Ma15, Ma16 and Ma17). Figure 4.11a and Figure 4.11b summarizes the on current and leakage
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currents of cascaded diodes for different i region lengths. As can be seen, the on current for most
of the cascaded diodes with i region length of 3 /lm is greater than I /lA, while the leakage
current is close to or less than IpA. The plots have been made after accounting for the correction
for the i region length caused due to the misalignments in the implant cover masks. The only
exception to this is X05 and Ma16. The i region length of these wafers is not yet properly
measured.
For the on current the arguments made for the single diodes holds. N type doped disilane
performs better than the p doped disilane. P type doped silane does better or comparable to n type
doped silane. Since the p type single diode turns on relatively slowly, the on current of cascaded
diodes in Mal5 (p type doped) is actually smaller than that for Mal2 (n type doped). The
undoped wafer (X09), though had a good on current for single diodes does not do that well in the
on region when cascaded becauseJof its slow tum on. X05 stands out as an exception for the
general argument. This might be because of the fact that the i region length of that wafer is not
yet properly measured and accounted for in the plot. Mal6and MAl2 performs in comparable
fashion indicating that they have similar i region length.
Cascading three diodes significantly reduces leakage current. Leakage current for most of
the wafers except Ma13 and Mal7 is less than 2pA. The high leakage current for Ma13 is
attributed to the high doping density of the i region.
Figure 4.12a, Figure 4.12b, Figure 4.13a and Figure 4.13b show the characteristics of
single diodes and their cascaded versions. As can be seen, for n type doped MaI2 and X07 the
leakage current for the cascaded diodes is close to IpA in spite of the fact that the leakage
currents for the corresponding single diodes are greater than 30pA. As expected the on current for
the cascaded diodes is reduced. But simulations discussed in second chapter shows that an on
current greater than I/lA is enough for the pixel to work properly~
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4.3.5. Cascaded diodes corresponding to the array
The diodes in the array are actually the same as those in the die. Though the design for
the diodes are made in such a way as to get an i region length of 3 Ilm, due to the misalignments
mentioned in section 4.2 the i region length may not be 31lm. Experimentally it was observed that
the i region length could be anywhere in the range of 1.5 Ilm to 4 Ilm. The measurements that
were discussed so far were after accounting for the corrections to i region lengths mentioned in
section 4.2.
Figure 4.14a and Figure 4.14b compiles the results measured for the array diodes in the
dies i.e. the i region correction is not applied. Four or more measurements were done for each
data point. As can be seen clearly the on currents for most of the wafers are greater than lilA. The
"'-
off currents for most of the wafers (except Ma13 and Ma17) are very close to 1pA. X09 does the
best with the lowest leakage current even after the metal stage.
4.3.6. Measurement of thirty diodes in parallel
A layout was done with 30 cascaded diodes in parallel to check the uniformity of the on
currents and the scalability of the diodes. The characteristic of one such structure on wafer X04 is
shown in Figure 4.15. An I-V characteristic ofa single diode is also shown in Figure 4.15. The,
current at each measurement voltage for the thirty diodes turns out to be about a factor of thirty
higher than that corresponding to the single diode indicating that all the diodes are functioning
equally well and that the diodes characteristics are uniform for all diodes. Similar measurements
were done on the other metallized wafers (Ma15, X04 and Ma13) and same behavior was seen on
all of them.
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4.4.Analysis of single diode measurements
4.4.1. Analysis of forward characteristics
The ideality factor of the diodes was found to be close to 1.7 indicating that the current is
dominated by the recombination current [17,18,19,20,21]. The expression of the forward current
is given by the following equation. This equation is valid only till the point when the resistive
region of the diode takes over
· I = A qnjW ex (qVF )
F 2r
o
p 2kT
To explain the dependence of the source gas and· the different type of dopings and
len~hs, a series TFT-diode model [22] is suggested. Depending on the type of carriers present in
the i region being holes or electrons, the whole diode can be modeled as an ideal diode in series
with a p channel TFT or an n channel TFT respectively. The schematic is shown in Figure 4.16. It
should be noted that the layout for these diodes was done with a metal layer on the top of the i
region and this metal layer is connected to the n side. This is shown as the gate of the TFT being
connected to the n side of the diode in the schematic. Since this TFT is in series with the diode, it
decides the series resistance the diode current is subjected to when the diode is forward biased.
Since in the measurements the n side of the diode is grounded, the gate of the TFT is always held
at a voltage of zero volts.
The length of i region plays an important role in deciding the on current of diodes. The
effects are shown in Figure 4.3-4.7. A significant difference is seen between the diodes with n
type and p type doping. It is seen that for n type devices the on current goes down linearly with
increase of length indicating that it is a resistive drop. But for p type devices, the variation is
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.superlinear. The difference can be explained in terms of the kink effect seen in polysilicon TITs
[23,24]. The kink effect is the anomalous increase of the drain current in the saturation region
with an increase in the drain voltage. It is attributed to the avalanche-induced drain-source
breakdown. The carriers thus produced get injected to the floating substrate that then acts as the
base of the parallel bipolar transistor. The BIT is in positive feedback, which then increases the
on current. The channel length, which turns out to be the base width of the BJT, plays an
important role in the on current. As the channel length is reduced the gain of the BIT goes up and
the kink effect becomes more pronounced. As the Vgs and Vds of a TIT are increased by the same
amount it has been found that the kink effect becomes very much prominent. This is what
happens in the case of p type diodes. As the diode gets more and more forward biased absolute
values of Vgs and Vds keeps on increasing and the kink effects gets more and more prominent. In
the case ofn type devices, the Vgs is almost always kept constant and only Vds changes. Hence the
influence of kink effect is not seen that much.
It was observed that the n channel TFTs made in silane base material without any i region
doping were enhancement mode type, while those made in disilane material were depletion type
[25]. This means that the threshold voltage (Vt) of n channel TITs made on disilane wafers
without any i region doping were lesser than those made on identically processed silane based
material. It was also observed that the Vt of p channel devices was less compared to their
corresponding n type counterparts. Also, if the material is doped n type or p type the Vt of the
material moves to more negative or more positive accordingly. If the doping is the same then the
amount of move in each direction is almost the same amount. This observation coupled with the
TFT-diode model mentioned above helps to explain the effect of doping and source gas on the
diode properties.
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Using the arguments mentioned above, it can be deduced that the absolute value ofVt for
an n channel. TFT made in disilane material with a given n type doping is significantly higher
than that of a p channel TFT made in same material, but doped with the same dose of p type
dopant. This in turn means that the absolute value of (Vgs- Vt) will be higher for n type TFT
compared to p type TFT for disilane based material. This leads to the conclusion that the diodes
made in n type doped disilane material should be better than those made in p type doped disilane
material. In the case of silane based material, absolute value of Vt of n channel TFT after n type
doping should be comparable to that of a p channel TFT after. p type doping since their
corresponding Vt before the doping were greater than zero and less than zero respectively. This
means that their currents should be comparable. These trends are shown in Figure 4.3 and Figure
4.4.
For the n type diode, the Vgs of TFT remains almost a constant at zero volts and the
resistance remains almost the same throughout the forward bias. But in the case of the p type
diode, as the bias is applied at Vbias the Vgs for the TFT starts changing. As the diode is forward
biased more and more, the p channel TFT get turned on more and more thus decreasing the series
resistance and increasing the on current. This justifies why the on current of the p type silane
wafer was initially low compared to the n type and as the bias is increased the p type overtakes
the n type' diode (Figure 4.5). For the disilane wafers as mentioned before, the big difference
between the p type and n type doped diodes can be explained with the difference in the threshold
voltages of the corresponding TFTs. The slow turn of the p type devices is still visible for
disilane, but the threshold voltage effects dominate at higher biases leading to n type diodes
performing better than p type diodes even under high biases.
The dependence of source gas can also be discussed using the circuit schematic shown in
Figure 4.16. It had been reported earlier that disilane based polysilicon gives better material
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compared to silane based polysilicon [26,27]. The same trend was seen in our experiment also.
TEM was done the material made from silane and disilane and it was seen that grain size of
disilane material was close to 600 nm while that of silane was only 200 nm. This translates to a
mobility improvement by a factor close to two. The TFTs made on the same wafers verified this.
This mobility improvement for the disilane material helps in improving the current for the
corresponding TFTs that in turn improves the current for the diodes. Also the TEM pictures
showed that the number of intragrain defects were less in the disilane-based material compared to
silane based material. This electrically transforms to less number of traps. As mentioned before
for the p type diodes, the main contribution of the current is from kink effect of the TFTs.
Literature had shown that as the number of traps increases, the kink effect decreases because the.
carriers will recombine before they can contribute for the current for BIT. Kink effect gets
suppressed more in silane compared to disilane since the former has larger number of defects. For
the n type devices also the kink effect plays an important role in decreasing the current. An added
contribution is made by the threshold voltage difference between silane and disilane based
materials. Since disilane was found to have a threshold voltage far lower than silane for the same
n- doping, this leads to an increase in on current for disilane based material for the same gate
voltage. These results can also seen pictorially in Figure 4.3 and 4.4.
4.4.2. Analysis of reverse characteristics
As was discussed above the p type devices were found to have a lower leakage current
compared to n type devices. This might be due to the fact that the fluorine ion in BF2 the p type
dopant is passivating the traps thus leading to a lower leakage current. It had been reported earlier
that fluorine is capable of satisfying traps in polysilicon and at the interface of polysilicon and the
oxide
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An attempt is made to analyze the leakage current using the model based on the emission
from the grain boundary traps [28,29,30,31]. Both pure thermionic emission over the top of the
barrier (enhanced by the barrier lowering due to the electric field) and thermally assisted
tunneling have been incorporated into this model. This theory predicts that the leakage current is
dependent exponentially on the square root of the maximum electric field at the junction. The
expression for the leakage current is given by following.
I
r
oc exp(qj3Fo.s / kT)
For emission from pure coulombic centra ~ is calculated to be 2.26 x 10-4 while for a
combination of thermionic emission and thermionic field emission ~ is predicted to be 3.9-5 x 10-
4. A plot is made for the leakage current vs. square root of the electric field on a semi logarithmic
plot for various diodes. An exponential fit is made for the characteristics and the value of ~ is
thus calculated. The plots are shown in Figure 4.17.
For the p type doped wafers (Ma15 and X01) the ~ thus calculated is close to 2.1 x 10-4
indicating that the leakage mechanism is dominated by the emission from the coulombic centra.
For X07 ~ is found to be close to 5 x 10-4 indicating that the leakage current is a combination·of
thermionic emission and thermionic field emission. For Ma12 the value of ~ is found to vary
from 3.0 x 10-4 to 5 X 10-4 indicating that the mechanism is similar to that ofX07..
4.5.Capacitor Measurements
As mentioned in Chapter 3, the capacitor is formed using a 300 nm PECVD oxide
sandwiched between and AI-Ni electrode and ITO electrode. The area of the capacitor is
calculated from the layout to be 125.6ge-6 cm-2• Now using the standard capacitance equation
given below the capacitance can be calculated as 1.45pF. The measured value of the capacitor
from the wafers also turns out to be the 1.45pF.
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Leakage current measurements were done on the capacitors made on the completed
wafers. It was seen the leakage was consistently in the noise range of the measurement. It was
found to be way less than IpA, which was the desired specification for the capacitor. Ten
capacitors connected in parallel were measured and the capacitance was 14.5pF (as expected) and
the leakage current was less than 1pA indicating that for a single capacitor the leakage is less than
O.1pA. Figure 4.18 shows a plot of leakage currents of the 10 capacitors with respect to the
voltage applied across. As seen in the figure the current is mostly in the noise range indicating
that the leakage of each individual capacitor is very low.
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Wafer# Silane" Implant Implant
Disilane8 type9 Dose
XOI Disilane Ptype Sel2
X02 Disilane
X03 Disilane
X04 Disilane Ptype 2el2
XOS Disilane P type Sel2
X06 Disilane Ntype Sel2
X07 Disilane Ntype Sel2
X08 ' Disilane Ptype Sel2
X09 Disilane Undoped N/A
MalO Silane P type Sel2
Mall Silane Ptype Se12+
Selio
Mal2 Silane - Ntype Sel2
Ma13 Silane Ptype 2e13
Mal4 Silane
MalS Silane Ptype Se12
Ma16 Silane Ntype Se12
Ma17 Silane Ntype 2e12
Ma18 Silane
Table 4.1 Summary of the doping types and doses for the i region of different wafers
8 Source gas used for deposition of the polysilicon
9 BF2 is the p type implant. Energy 2S Kev. P was the n type dopant Energy 20 KeV
10 Possible double doping since it was sent to implant center twice
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5. Summary and Conclusions
In this thesis, the design and fabrication procedure of a test array based on p-i-n diodes
for a direct x-ray imaging application is discussed. Simulations were carried out using a single
diode as well as a cascaded diode for the readout. The final layout was done for a design
involving three cascaded diodes each with i region length of 31lm. Layout was done for a
256x256 test array. The individual components for the proper operation of the array, i.e. the
diode and the storage capacitor, were individually characterized and optimized.
Disilane and silane were investigated as the source gases for the deposition of
polysilicon. The effect of different types of doping of the i region on the on and off currents was
also investigated. Finally, the depenetnce of the I-V characteristics on the i region length was
characterized.
It was found that the on current of disilane based diodes was always higher than that of
silane based diodes. The type of i region doping was found to affect the diode characteristics.
Among disilane wafers, n type doping does much better than p type for the on current. Among
silane wafers, no much difference was seen between p type doped i reg~on and n type doped i
region for on current. As doping of i region is increased, the on current is increased. Silane wafers
with undoped i region gave very small on currents while a disilane wafer with undoped i region
gave very good on current. Wafers with the i region undoped or p type doped turn on slowly
compared to the n type doped wafers. This leads to the lowering of their on current when three of
them are cascaded. On current falls gradually with increasing i region length for n type doped
devices. But for p type devices, both silane and disilane, the on current falls very fast with
increasing i region length.
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The off currents were found to be more dependent on the type and amount of the i region
doping, rather than the type of material and the length of i region. P type doping leads to lower
leakage current compared to n type doping. As the amount of doping is increased the leakage
current keeps going up. Undoped disilane wafer is found to have the smal~est leakage current.
Cascading the diodes significantly reduces the leakage current. For most of the wafers,
the leakage currents for the cascaded diodes are close to or below IpA, which is the desired
specification. The on current is also above lilA as it was desired. The p type diodes, due to their
slow tum on have less on current when cascaded. An undoped disilane wafer, because of the
same reason, has a relatively less on current than what is expected. For thl.( leakage current the
undoped does the best with an average leakage current close to O.SpA.
The required specifications on the storage capacitance were a minimum capacitance of
IpF and a maximum leakage current of O.lpA. The storage capacitance was fabricated by
sandwiching 300 nm of oxide between 50 nm Al+SO nm Ni and ITO. The capacitance achieved is
I.4SpF and the leakage current was less than O.lpA as was desired.
The various components were integrated together into a functional array and thus the
complete processing was demonstrated successfully.
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